I MOU a a Y (Lies covered cheet)			U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE BY APPLICANT		ATTY. DOCKET NO. MI22-1533		SERI. 09/754	SERIAL NO. 09/754,926  GROUP C/ 2813  GROUP C/ 2813		
					APPLICANT Kie Y. Ahn et al.					
PATE	2002	(Use several sileets	in necessary,		FILING DATE January 4, 2001		GRO1 2813	UP CHA	10,	
& TRAI	DEMARK			U.S. PATENT DOCUMENTS				7	گړ <sub>ي</sub>	
*Examiner Initial		Document Number	Date	Name		Class	Subclass	Filing If Appre	Date Opriate	
EK	AA	6,093,612	07/00	Suh	,					
	AB									
	AC									
	AD									
	AE									
	AF									
	AG						٠.			
· · · · · · ·	AH									
	AI									
-	ΑJ	_							_	
	AK				<del></del>					
	AL									
				FOREIGN PATENT DOCUMEN	TS					
		Document Number	Date	Country		Class	Subclass	Translation Yes No		
	AM_							Tes	NO	
	AN				<del></del> :					
	AO		1	<u> </u>						
	AP									
	AQ	от	HER REFEREN	CES (including Author, Title, Date	e, Pertinent Pages, Etc.	)				
AR Wolf, S., "Silicon Processing for the VLSI Era", Vol. 2: Process Integration, 1990 Lattice Press, Sunse									h, CA,	
EM		pp. 332-333.								
	AS			-		-				
	AT									
EXAMINER	رکم	in Kili		DATE CONSIDER	Z///	03				
*EXAMINER	R: Initial	if reference considered, whe	ther or not citat	ion is in conformance with MPE applicant.	P 609; Draw line thre	ough citation	if not in co	nformance an	d not	